(19) World Intellectual Property Organization

International Bureau



A ATRIB BULFINE IN BITATO UNIO DELLA CONTENZA E IL IN BORRA DELLA BURGA FIRE DIN RIBATO DELLA REGIONA PARA

(43) International Publication Date 8 January 2004 (08.01.2004)

PCT

DE

US

(10) International Publication Number WO 2004/004126 A1

- (51) International Patent Classification7: H03L 7/099, 7/10
- (21) International Application Number:

PCT/US2003/020808

- (22) International Filing Date: 24 June 2003 (24.06.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:

102 29 130.6 28 June 2002 (28.06.2002) 10/361,086 7 February 2003 (07.02.2003)

- (71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, p.o. bOX 3453, Sunnyvale, CA 94088-3453 (US).
- (72) Inventors: JAEHNE, Rolf; Buchenstrasse 2, 01458 Ottendorf-Okrilla (DE). KLUGE, Wolfram; Darwinstr. 10, 01109 Dresden (DE). RIEDEL, Thorsten; Hansastrasse 18, 01097 Dresden (US).
- (74) Agent: DRAKE, Paul, S.; Advanced Micro Devices, Inc., 5204 East Ben While Boulevard, Mail Stop 562, Austin, TX 78741 (US).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE-LOCKED LOOP WITH AUTOMATIC FREQUENCY TUNING



(57) Abstract: A PLL frequency synthesizer able to automatically set an appropriate operating mode of (Q) voltage controlled oscillator (4) is provided. The voltage controlled oscillator (4) is operable in a plurality of operating modes each defining a different operating frequency range of the voltage controlled oscillator. The appropriate operating mode is selected based on an error signal detected by a phase/frequency detector (1) of the PLL frequency synthesizer. A window comparator (13) is used for switching to adjacent operating modes if the error signal exceeds or falls below predefined upper and lower error voltage limits.

0 2004/004126 A1

PHASE-LOCKED LOOP WITH AUTOMATIC FREQUENCY TUNING

BACKGROUND OF THE INVENTION

1. Field Of The Invention

The present invention generally relates to a phase locked loop frequency synthesizer with automatic adjustment of a selected operating mode.

2. Description of the Related Art

10

15

20

30

A phase locked loop (PLL) frequency synthesizer is a circuit generating an output signal of a particular frequency that has a constant phase relationship to an input signal. The general configuration of a PLL frequency synthesizer is illustrated in the block diagram of Fig. 1. The PLL frequency synthesizer consists of a phase/frequency detector (PFD) 1, a low-pass filter 3 and a voltage controlled oscillator (VCO) 4. An input signal F_{IN} is supplied to the phase/frequency detector 1 and the output signal F_{OUT} of the VCO 4 is fed back to the phase/frequency detector 1. The phase/frequency detector 1 compares the phase of the input signal F_{IN} to the phase of the feedback signal F_{OUT} . If both signals differ from each other, the phase/frequency detector outputs an error signal indicating the magnitude of the difference. The error signal controls the VCO 4 in that the frequencies of both input signals (F_{IN} , F_{OUT}) to the phase/frequency detector 1 finally match. The output signal (F_{OUT}) of the VCO will be coupled to the phase of the input signal (F_{IN}) when the phase difference falls below a particular error value.

The desired frequency of the VCO output signal F_{OUT} is the frequency of the input signal F_{IN} . The output frequency of the output signal F_{OUT} may be a multiple of the frequency of the input signal F_{IN} by employing a feedback divider 5. The above described PLL frequency synthesizer represents the particular case using a dividing value of N=1.

Due to the effect of the feedback path in the phase locked loop, the VCO output signal F_{OUT} will have a fixed phase relationship with respect to the input signal F_{IN} . The phases of the input and output signals will be synchronized with a minimal phase offset.

In many cases, a charge pump 2 is used to produce the tuning voltage for the VCO 4 based on the error signal output from the phase/frequency detector 1. A loop filter 3 connected between the charge pump and the VCO 4 is used to eliminate high frequency components from the VCO tuning voltage.

For low noise PLL applications, the loop gain of the VCO frequency control characteristic is one of the determining parameters. To achieve a low VCO phase noise, the PLL frequency synthesizer should have relatively low gain. In order to reduce the phase noise, VCOs are often designed by distributing the total operating frequency range on a plurality of operating frequency ranges. Such a VCO can reliably operate over a wide range of output frequencies using a relatively small VCO gain and a relatively small range of input voltages. The VCO is operated in one of a plurality of operating modes using a particular operating curve to generate an output frequency in

response to the VCO input voltage. To achieve the desired PLL operation, that operating curve of the VCO has to be selected with the center frequency of the operating mode being close to the desired PLL output frequency.

A possible set of operating curves of a VCO is illustrated in Fig. 3. Each of the operating curves has a low gain and is operated by the same range of input voltages ranging from V_{MRN} to V_{MAX} . One of the operating curves S is selected at a time by a particular digital control word applied to the VCO.

Conventionally, the operating curve having the appropriate center frequency is selected when the PLL is powered up. During normal PLL operations, the loop filter voltage is applied to the VCO.

During a procedure of automatic selecting an appropriate operating curve, a reference voltage V_{REF} is supplied to the VCO input rather than the loop filter voltage. The reference voltage V_{REF} is preferably the nominal center of the range of input voltages over which the VCR is designated to operate. As illustrated in Fig. 2 showing a configuration of a corresponding PLL frequency synthesizer, switches 7 and 8 are opened and closed accordingly.

The operating curve is selected by a control word supplied from a self-calibration circuitry 6. The self-calibrating circuitry 6 receives the PLL input signal F_{IN} and the PLL feedback signal F_{OUT} . The self-calibration circuitry 6 comprises a frequency detector 9 a digital accumulator 10 and a state machine 11. This circuitry is only operated during power up to select an appropriate operating curve by providing a code word to the VCR 4.

During self-calibration, the digital control word applied to the VCR is determined by incrementally increasing the digital control word until the measuring result of frequency detector 9 indicates that a desired optimal operating mode of the VCR is selected. Such a phase locked looped based frequency synthesizer is described by W. B. Wilson et al. in "A CMOS self-calibrating frequency synthesizer" in IEEE Journal Of Solid-State Circuits, vol. 35, no. 10. October 2000.

PLL frequency synthesizers, and in particular VCOs, still have a number of problems. One problem is that an automatic selection of the appropriate operating range is only possible at power up. Any change of the desired output frequency during operation or any compensation of large drift or temperature deviations will not be possible without interrupting the frequency synthesizing operation.

25

30

5

10

15

20

SUMMARY OF THE INVENTION

An improved PLL frequency synthesizer is provided to enable an automatic adaptation to the operating range appropriate for a desired output frequency.

In one embodiment, a PLL frequency synthesizer is provided comprising a voltage controlled oscillator, a phase/frequency detector and an operating mode determining unit. The voltage controlled oscillator is operable in a plurality of operating modes each defining a different operating frequency range of the voltage controlled oscillator. The phase/frequency detector generates an error signal based on a frequency input signal and a PLL feedback signal. The operating mode determining unit determines one of the operating modes of the voltage controlled oscillator based on the detected error signal. The operating mode determining unit includes a window

comparator defining upper and lower error voltage limits for switching to adjacent operating modes when the error voltage exceeds or falls below the defined upper and lower voltage limits.

In a further embodiment the operating frequency range being determined by the linear and usable working range of the tuning voltage of the voltage controlled oscillator.

In a further embodiment said window comparator comprises two comparators for monitoring the upper and lower error voltage limits.

In a further embodiment the operating mode determining unit further comprises an up/down counter for selecting a particular operation mode by generating a digital control word which is supplied to the voltage controlled oscillator.

10 In a further embodiment up/down counter increments or decrements the digital control word based on a comparator output.

In a further embodiment the operating mode determining unit being adapted that the operation of the operation mode determining unit may be set on hold by an external input signal.

In a further embodiment, a method for controlling the operation of a voltage controlled oscillator in a PLL frequency synthesizer is provided. The voltage controlled oscillator is operable in a plurality of operating modes each of which defining a different operating frequency range of the voltage controlled oscillator. The method determines one of the operating modes of the voltage controlled oscillator based on an error signal between a frequency input signal and a PLL feedback signal. This determining step compares the error signal with predefined upper and lower error voltage limits for switching the current operating mode to an adjacent operating mode when the error signal exceeds or falls below the predefined upper or lower error voltage limits.

15

20

In a further embodiment the operating frequency ranges of adjacent operating modes overlap by predefined portion of the respective frequency range.

In a further embodiment the overlap corresponds to approximately half of the operating frequency range.

In a further embodiment the operating frequency range being determined by the linear and usable working range of the tuning voltage of the voltage controlled oscillator.

In a further embodiment a digital control word for selecting one of the operating modes is incremented or decremented if the error signal exceeds the upper error voltage limit or falls below the lower error voltage limit.

In a further embodiment a switching signal for switching to an adjacent operating range resulting from comparing the error voltage with the upper and lower error voltage limits is delayed by a predetermined time period.

In a further embodiment a delayed switching signal for selecting an adjacent operating mode is deleted if a subsequent comparing result indicates during the predetermined delay period to maintain the current operating mode.

Further embodiments are the subject-matter of dependent claims.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are incorporated into and form a part of the specification for the purpose of explaining the principles of the invention. The drawings are not to be construed as limiting the invention to only the illustrated and described examples of how the invention can be made and used. Further features and advantages will become apparent from the following and more particular description of the invention, as illustrated in the accompanying drawings wherein:

- FIG. 1 illustrates a block diagram of a conventional charge pump phase locked loop;
- 15 FIG. 2. Illustrates a block diagram of a self-calibrating phase locked loop including a charge pump;
 - FIG. 3 shows a set of a possible operating curves for the voltage controlled oscillator of the phase locked loop as shown in Fig. 2;
 - FIG. 4 shows a block diagram of an embodiment of a charge pump phase locked loop for automatic selecting an appropriate oscillator operating curve;
- 20 FIG. 5 illustrates a more detailed embodiment of a charge pump phase locked loop with automatic selection of an appropriate oscillator operating curve;
 - FIG. 6 is an example of a loop filter for use with a charge pump phase locked loop as shown in Fig. 4; and
 - FIG. 7 shows an example of a window comparator for use in an operating mode determining unit as shown in Fig. 4.

25

5

DETAILED DESCRIPTION OF THE INVENTION

The illustrative embodiments of the present invention will be described with reference to the figure drawings wherein like elements and structures are indicated by like reference numerals.

Referring now to the drawings and in particular to Fig. 4, which illustrates a charge pump phase locked loop as described herewith. In the configuration as shown in Fig. 4, the phase/frequency detector 1, charge pump 2, loop filter 3, voltage controlled oscillator 4, and PLL feedback divider 5 are generally analogous to the corresponding components of the charge pump phase locked loop as shown in Fig. 2. In addition, the phase locked loop of Fig. 4 comprises an operating mode determining unit 12 enabling the phase locked loop frequency synthesizer to automatically select an appropriate operating curve, either during power up or during operation. Loop filter 3 is similar to the loop filter 3 shown in Fig. 2, except that the loop filter provides a control signal supplied to the operating mode determining unit 12. The operating mode determining unit outputs a control word to select one of the operating curves of the VCO 4.

5

10

15

20

25

30

The operating mode determining unit 12 comprises a window comparator 13 and an up/down counter 14. Window comparator 13 monitors the VCO tuning voltage, i.e. the error signal and instructs the up/down counter 14 to increment or decrement the digital code word depending on the comparing result by an up or down signal. The output of the up/down counter 14 switches the operating mode S of the VCO 4 to an adjacent operating mode in order to adjust the VCO's operating range to the desired output frequency.

One particular configuration of an embodiment of the operating mode determining unit 12 is in Fig. 5. In the phase locked loop shown in Fig. 5, phase/frequency detector 1, charge pump 2, loop filter 3, voltage controlled oscillator 4 and feedback divider 5 are analog to the corresponding components of the phase locked loop shown in Fig. 4. The embodiment of Fig. 5 differs from the phase locked loop of Fig. 4 in the configuration of the operating mode determining unit 12. In the configuration of the operating mode determining mode 12, window comparator 13 and up/down counter 14 are similar to those described in connection with Fig. 4, except that a delay counter 15 is connected in between. The delay counter 15 serves for producing a stable operation of the VCO by generating a delay between a switching signal, i.e. a switching to a neighboring operating mode, from the window comparator and the operation of switching to the neighboring operating mode conducted by the up/down counter 14.

Delay counter 15 computes such a delay by counting a predetermined number of clocks before forwarding the up or down switching signal to the up/down counter 14. Preferably, delay counter 15 uses the input signal F_{IN} as a clock signal. Those skilled in the art will appreciate that any other clock signal may be implemented to the same effect, i.e. to provide a predetermined delay.

In case an instruction to switch to an adjacent operating range is currently delayed and, during the delay period, the switching instruction is "overruled" by a subsequent output of window comparator 13, delay counter 15 is reset meaning that the switching instruction waiting to be forwarded to the up/down counter 14 is cancelled. Thus, a short time switching between neighboring operating modes may be avoided resulting in a more stable VCO operation.

According to a further embodiment, the operation of the up/down counter 14 may be set on hold by an external "disable" signal.

Preferably, the VCR tuning voltage, i.e. the error signal provided by a charge pump 2, is supplied to the operating mode determining unit 12. According to a preferred embodiment, the signal supplied to the operating mode determining unit is derived from within the loop filter 3 in order to low-pass filtering the VCO tuning voltage. By low-pass filtering the input signal supplied to the operating mode determining unit, the switching operations are smoothed resulting in a more stable VCO operation.

Fig. 6 illustrates an example of a loop filter 3 which may be used in the phase locked loop frequency synthesizers as shown in figures 4 or 5. In particular, loop filter 3 includes a pair of capacitors 16 and 17 and a resistor 18. The window comparator 13 includes an input connected between resistor 18 and a capacitor 17. With this configuration, the operating mode determining unit receives a smoothed input signal. Those skilled in the art will appreciate that any other means for smoothing the operating mode determining unit input may be implemented.

A specific example of an embodiment of window comparator 13 is illustrated in Fig. 7. It is the purpose of the window comparator to monitor the VCO turning voltage and to digitally instruct up/down counter 14 when the VCO turning voltage moves above or below the predefined voltage settings. The voltage "window" may be adjusted using different resistor values. The comparator of Fig. 7 consists of resistors R1, R2, and R3 creating a voltage divider. The voltage divider defines the upper and lower voltage limits of the voltage "window". By reducing the resistor value of R2, the size of the window may be reduced. Larger values of R2 will increase the window size. These predefined voltages are connected to comparators C1 and C2, respectively. Each of these comparators compares the received VCO tuning voltage with one of the predefined voltages and outputs the result "higher" or "lower" to the up/down counter 14, wherein these comparing results may be passed through delay counter 15 as described above.

According to the various embodiments described above, the VCOs operation may be automatically adjusted to a desired output voltage in a low noise PLL frequency synthesizer. An appropriate operating mode is automatically selected during operation based on the VCOs tuning voltage.

While the invention has been described with respect to the physical embodiments constructed in accordance therewith, it will be apparent to those skilled in the art that various modifications, variations and improvements of the present invention may be made in the light of the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the invention. In addition, those areas in which it is believed that those of ordinary skill in the art are familiar, have not be described herein in order to not unnecessarily obscure the invention described therein. Accordingly, it is to be understood that the invention is not to be limited by the specific illustrative embodiments, but only by the scope of the appended claims.

What is claimed is:

5

10

15

20

25

30

.

Š


CLAIMS


- 1. A PLL frequency synthesizer, comprising:
- a voltage controlled oscillator operable in a plurality of operating modes each defining a different operating frequency range of the voltage controlled oscillator,
 - a phase/frequency detector for generating an error signal based on a frequency input signal and a PLL feedback signal, and
 - an operating mode determining unit for determining one of the operating modes of the voltage controlled oscillator based on the detected error signal
- wherein said operating mode determining unit includes a window comparator defining upper and lower error voltage limits for switching to adjacent operating modes.
 - 2. The PLL frequency synthesizer according to claim 1, wherein the operating frequency ranges of adjacent operating modes overlap by predefined portion of the respective frequency range.
- 3. The PLL frequency synthesizer according to claim 2, wherein said overlap corresponds to approximately half of the operating frequency range.
 - 4. The PLL frequency synthesizer according to claim 1, wherein said operating mode determining unit further comprises a delay counter for delaying a switching between adjacent operating modes.
 - 5. The PLL frequency synthesizer according to claim 4, wherein a count value of said delay counter is reset after switching to a new operating mode.
- 6. The PLL frequency synthesizer according to claim 5, wherein said delay counter delays a switching signal from said comparator for selecting an adjacent operating mode supplied to said up/down counter by a predetermined number of clock cycles.
 - 7. The PLL frequency synthesizer according to claim 4, wherein a count value of said delay counter is reset when the comparator output indicates to maintain a current operating mode within the applied delay period.
- 25 8. The PLL frequency synthesizer according to claim 1, wherein the tuning voltage of said voltage controlled oscillator is supplied to said operating mode determining unit.

9. The PLL frequency synthesizer according to claim 8, further comprising a loop filter filtering said tuning voltage of said voltage controlled oscillator wherein the signal supplied to said operating mode determining unit being derived from within said loop filter.

- 10. A method for controlling the operation of a voltage controlled oscillator in a PLL frequency synthesizer,

 5 said voltage controlled oscillator being operable in a plurality of operating modes each defining a different
 operating frequency range of the voltage controlled oscillator, comprising the steps of:
 - determining one of the operating modes of the voltage controlled oscillator based on an error signal between a frequency input signal and a PLL feedback signal
- wherein said determining step compares the error signal with predefined upper and lower error voltage limits for switching to adjacent operating modes when the error signal exceeds or falls below the upper or lower error voltage limits.










Fig. 3





FROM CP TO VCO

18

16

17

19

19

Fig. 6

4/4




Fig. 7

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H03L7/099 H03L7/10

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) $IPC \ 7 \ HO3L$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, EPO-Internal

Category °	Citation of document, with indication, where appropriate, of t	the relevant passages	Relevant to claim No.	
X	GB 2 120 478 A (STC PLC) 30 November 1983 (1983-11-30) page 1, line 3 - line 95; figu	1-4,8-10		
X	DE 100 56 294 A (INFINEON TECH 29 May 2002 (2002-05-29) paragraph '0022! paragraph '0036! - paragraph figure	· · · · · · · · · · · · · · · · · · ·	1-4,8-10	
		/		
	ner documents are listed in the continuation of box C.	Patent family members are listed	I In annex.	
A* docume consid E* earlier of filing d L* docume which challor O* docume other r	ont which may throw doubts on priority claim(s) or is cited to establish the publication date of another n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	"T" later document published after the int or priority date and not in conflict with cited to understand the principle or it invention "X" document of particular relevance; the cannot be considered novel or cannot involve an inventive step when the divided to the cannot be considered to involve an it document is combined with one or ments, such combination being obvious in the art. "&" document member of the same patent	the application but seemy underlying the claimed invention to the considered to cournent is taken alone claimed invention eventive step when the one other such docupass to a person skilled	
Date of the i	actual completion of the international search September 2003	Date of mailing of the international se	arch report	
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016		Authorized officer Balbinot, H		

INTERNATIONAL SEARCH REPORT

Internati I Application No
PCT/US 03/20808

		1/05 03/20808
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X X X Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 04, 31 August 2000 (2000-08-31) -& JP 2000 004156 A (MITSUBISHI ELECTRIC CORP), 7 January 2000 (2000-01-07) abstract; figure -& JP 2000 004156 A (MITSUBISHI ELECTRIC CORP) 7 January 2000 (2000-01-07) paragraphs '0010!-'0014!; figures 1,2 paragraphs '0015!,'0016!	1-5,7-10 1-3,8-10 4,5,7 6
Y	US 5 382 922 A (GERSBACH JOHN E ET AL) 17 January 1995 (1995-01-17) column 4, line 34 -column 6, line 35; figures 1,2	

INTERNATIONAL SEARCH REPORT

nation on patent family members

Internați al Application No PCT/US 03/20808

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
GB 2120478	A	30-11-1983	DE	3313868 A1	10-11-1983
DE 10056294	A	29-05-2002	DE	10056294 A1	29-05-2002
JP 2000004156	Α	07-01-2000	NONE	فر بيده پديد جديد ليفت احداد است خانات اسال احجاد الآخ الأسان جديد حسير بيس ا	ست لیجہ بھی جی سے سنج عندر کا جہ ا ک ان ان ب ہ ہے گ
US 5382922	Α	17-01-1995	NONE	جو چھند جیس پیسے بیست دست خصن انجیان پرویا نیزیا انسان انجید نجیب میں دھند وال	حد اسد داد هم مینا دید هی دی ۱۳۰۰ که نک افا اس ^ا